I'm trying to port TF-A and OPTEE into multi-core platform. I'm using own SPL, and I want to port BL31 only from TF-A (ROM-SPL-BL31-..)
I have 2 questions:
- Should I release reset of secondary cores from SPL?
- What address should be set for RVBAR of secondary cores?