Background for details:
The RTOS would like to use USART3 interrupt in NS but was not set to NS on STM3L5xcx.
The STM32L5xx does not support NVIC in secure at the moment, just align
with other existing platforms that target all NVIC interrupt to NS.